期刊文献+

网络处理器体系结构分析 被引量:6

Analysis on architecture of network processor
在线阅读 下载PDF
导出
摘要 随着网络的发展,网络处理器在构建未来网络系统中发挥着越来越重要的作用。在网络处理器产生的历史背景的基础上,分析了评价其硬件体系结构的主要方面,研究了几种典型的网络处理器的体系结构,总结了网络处理器的总体体系结构特点,阐述了其现有体系结构的发展及下一步的工作。 With the network development, network processors plays important roles in the network systems. Considering the motivation of network processors, the primary characteristics for classifying the architecture is listed and these characteristics is applied to some typical products and the main characteristics on the architecture of most of the network processors is summarized. In the end, the evolution of the architecture and associate work are also explained.
出处 《计算机工程与设计》 CSCD 2004年第11期1982-1984,共3页 Computer Engineering and Design
关键词 网络处理器 硬件体系结构 网络系统 构建 总体 典型 network processor architecture parallel processing co-processor hiding latency
  • 相关文献

参考文献6

  • 1谭章熹,林闯,任丰源,周文江.网络处理器的分析与研究[J].软件学报,2003,14(2):253-267. 被引量:62
  • 2Comer Douglas E. Network systems design[M]. Prentice Hall,2003.
  • 3Thiele L,Chakraborty S,Gries M,et al. Design space exploration of network processor architectures[M]. Morgan Kaufmann Publishers,2002.
  • 4Shah N, Keutzer Kurt. Network processors: Origin of species[J]. The Seventeenth International Symposium on Computer and Information Sciences,2002,(8).
  • 5Shah N. Understanding network processors[D]. Berkeley: Department of Electrical Engineering and Computer Sciences,University of California,2001.
  • 6Intel Corp.npfamily.http://developer.intel.com/design/network/products/npfamily/ixp1200.html[EB/OL].

二级参考文献67

  • 1[10]Shah N. Understanding network processors [MS. Thesis]. Berkeley: Department of Electrical Engineering and Computer Sciences, University of California, 2001.
  • 2[11]Nie XN, Gazsi L, Engel F, Fettweis G. A new network processor architecture for high-speed communications. In: Proceedings of the IEEE workshop on signal processing systems. IEEE Computer Society Press, 1999. 548~557.
  • 3[12]McAuley A, Francis P. Fast routing table lookup using CAMs. In: Proceedings of the Infocom'93, Vol 3. IEEE Computer Society Press, 1993. 1382~1391.
  • 4[13]Liu H. A trace driven study of packet level parallelism. In: Proceedings of the International Conference on Communications (ICC). New York, NY: IEEE Computer Society Press, 2002. 2191~2195.
  • 5[14]IBM Corp. Rainier network processor. 2000. http://www.ibm.com/.
  • 6[15]Intel Corp. Intel IXP1200 Network Processor. 2002. http://developer.intel.com/design/network/products/npfamily/ixp1200.htm.
  • 7[16]Wolf T, Turner JS. Design Issues for High-performance active routers. IEEE Journal on Selected Areas in Communications, 2001, 19:404~409.
  • 8[17]Kounavis ME, Campbell AT, Chou S, Modoux F, Vicente J, Zhuang H. The genesis kernel: a programming system for spawning network architectures. IEEE Journal on Selected Areas in Communications, 2001,19(3):511~526.
  • 9[18]Wang J, Nahrstedt K. Parallel IP packet forwarding for tomorrow's IP routers. In: Proceedings of the 2001 IEEE Workshop on High Performance Switching and Routing (HPSR 2001). Dallas: IEEE Computer Society Press. 2001. 353~357.
  • 10[19]Katavenis M, Sidiropoulos S, Courcoubetis C. Weighted round-robin cell multiplexing in a general-purpose ATM switch chip. IEEE Journal on Selected Areas in Communication, 1991,9(8):1265~1279.

共引文献61

同被引文献40

引证文献6

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部