期刊文献+

2.4GHz动态CMOS分频器的设计 被引量:4

2.4GHz dynamic CMOS frequency divider
在线阅读 下载PDF
导出
摘要 对现阶段的主流高速CMOS分频器进行分析和比较,在此基础上设计一种采用TSPC(truesinglephaseclock)和E-TSPC(extendedTSPC)技术的前置双模分频器电路。该分频器大大提高了工作频率,采用0.6μmCMOS工艺参数进行仿真的结果表明,在5V电源电压下,最高频率达到3GHz,功耗仅为8mW。 In the frequency synthesizer,the frequency divider is one of the building block which works at the highest frequency.In this paper, a high-speed and low power frequency divider designed using TSPC(true single phase clock) and E-TSPC(extended true single phase dock) is introduced. Using 0.61μm CMOS process simulations shows that the maximum input frequency is 3GHz while the total power consumption is 8mW at 5V supply voltage.
作者 韩波 唐广
出处 《国外电子元器件》 2006年第1期15-17,共3页 International Electronic Elements
关键词 锁相环 双模前置分频器 源极耦合逻辑 单相时钟 扩展单相时钟 phase-locked loop dual-modulus prescaler(DMP) source-couple logic(SCL) true singlephase clock(TSPC) extended true single phase Clock(E-TSPC)
  • 相关文献

参考文献9

  • 1J.Yuan and C.Svensson.High speed CMOS circuit technique[J].IEEE J.Solid-state Circuits,1989,24:62-70.
  • 2H.Heinspan and M.Soyuer.A fully integrated 5GHz frequency synthesizer in SiGe BiCMOS[A].in Proc.Bipolar/BiCMOS Circuits and Technology Meeting,Minneapolis,MN.1999,165-168.
  • 3Stephen Machan.A Low Power Fully Differential 2.4GHz Prescaler in 0.18μm CMOS Technology[A].Proceedings of The 3rd IEEE International Work shop on System-on-Chip,2003.
  • 4窦建华,钱立旺,王志功,梁帮立.0.6μm CMOS静态分频器电路设计[J].电气电子教学学报,2004,26(1):35-37. 被引量:7
  • 5Q.Huang and R.Rogenmoser.Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks[J].IEEE J.Solid-state Circuit,1996:31:456-465.
  • 6J.N.Soares and W.A.M.Van Noije.A 1.6GHz dual modulusprescaler using the extended truesingle-phase-clock CMOS circuit technique (ETSPC)[J].IEEE J.Solid-State Circuits,1999,34:97-102.
  • 7J.Craninckx and M.S.J.Steyaert.A 1.75GHz/3V dual-modulus divide-by-128/129 prescaler in 0.7μm CMOS[J].IEEE J.Solid-State Circuits,1996,31(7):890-897.
  • 8B.De Muer and M.Steyaert.A single ended 1.5GHz8/9 dual modulus prescaler in 0.7μm CMOS technology with low phase noise and high input sensitivity[A].in Proc.1998 Eur.Solid-state Circuits Conf.,1998,256-259.
  • 9Nagendra Krishnapura.A 5.3-GHz Programmable Divider for HiPerLAN in 0.25μm CMOS[J].IEEE Journal of Solid-state Circuits,2000,35(7):1019-1024.

二级参考文献5

  • 1Yohatro Umeda,Kazuo Osafune,Takatomo Enoki et al.Over 60GHz Design Technology for an SCFL Dynamic Frequency Divider Using InP Based HEMT's [J].IEEE Transactions on Microwave Theory and Techniques,1998,46(9): 1209-1214?A.
  • 2Keiji Kishine,Kiyoshi Ishii,Haruhiko Ichino.Loop-parameter Optimization of a PLL for a Low-Jitter 2.5Gb/s One-Chip Optical Receive IC With 1 : 8 DEMUX[J].IEEE Journal of solid-state circuits,2002,37 (1): 38 - 50?A.
  • 3Byungsoo Chang,Joobae Park,Wonchan Kim.A 1.2GHz CMOS Dual-Modulus Prescaler Using New Dynamic D-Type Flip-Flops[J].IEEE Journal of Solid-state Circuits,1996,31(5):749-752.?A
  • 4毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003.103-105.
  • 5包志华,景为平.3.75GHz 0.35μm CMOS1∶4静态分频器集成电路设计[J].南京邮电学院学报,2001,21(4):91-94. 被引量:2

共引文献6

同被引文献17

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部