期刊文献+

具有n^+浮空层的体电场降低LDMOS结构耐压分析 被引量:6

Breakdown Voltage Analysis of a REBULF LDMOS Structure with an n^+-Floating Layer*
在线阅读 下载PDF
导出
摘要 针对薄外延横向功率集成技术的发展,提出一种降低体内电场REBULF(REducedBULkField)的新耐压技术,并设计了一例具有n+浮空层的REBULFLDMOS新结构.新耐压机理是通过嵌入在高阻衬底中的n+浮空层的等电位调制作用,提高源端体内低电场而降低漏端体内高电场使纵向电场重新分配,同时使衬底耐压提高.借助二维数值分析,验证了满足REBULF的条件为n+层的位置与衬底浓度的乘积不大于1×1012cm-2;在保证低的比导通电阻条件下,新结构较传统LDMOS结构击穿电压可提高75%以上. A novel REBULF (reduced bulk field) concept is proposed for the development of a smart power integrated circuit with a thin epitaxy layer,and a new REBULF LDMOS device structure is designed with an n^+ -floating layer embedded in the high-resistance substrate. The mechanism of the improved breakdown characteristics is that a high electric field around the drain is reduced by a n^+ -floating layer,which causes the redistribution of the bulk electric field in the drift region, and the substrate supports more biases. The critical condition of the REBULF, which is analyzed and validated by a 2D MEDICI simulator,is that the product of the location of the n^+ -floating layer and the substrate doping cannot exceed 1 × 10^12cm^-2. The breakdown voltage of the REBULF LDMOS is 75% greater than that of a RESURF LDMOS.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第4期730-734,共5页 半导体学报(英文版)
基金 模拟集成电路国家重点实验室 国家自然科学基金(批准号:60576052)资助项目~~
关键词 LDMOS 体电场 n^+浮空层 击穿电压 LDMOS bulk electrie field n^+-floating layer breakdown voltage
  • 相关文献

参考文献11

  • 1Stupp E H, Colak S, Ni J. Low specific on-resistance 400V LDMOST. IEDM Dig, 1981:426.
  • 2Stengl R, Gosele U, Fellinger C, et al. Variation of lateral doping as a field terminator for high-voltage power devices.IEEE Trans Electron Devices, 1986,33 : 426.
  • 3Lai T M L,Sin J K O,Wang M,et al. Implementation of linear doping profile for high voltage thin-film SO1 device.Proc 7th Int Symp Power Semiconductor Devices and ICs,1995:315.
  • 4Hossain Z, Imam M, Fulton J, et al. Double-RESURF 700V N-channel LDMOS with best-in-class on-resistance, Proc Int ISPSD Conf, 2002 :137.
  • 5De Souza M M, Sankara Narayanan E M. Double RESURF technology for HVICs. Electron Lett, 1996,32 (12):1092.
  • 6He Jin, Zhang Xing, Wang Yangyuan. Linearly varying surface-implanted n- layer used for improving trade-off between breakdown voltage and on-resistance of RESURF LDMOS transistor. Solid-State Elect ron, 2001,32 : 969.
  • 7Starke T K H, Holland P M, Hussain S, et al. Highly effective junction isolation structure for PICs based on standard CMOS process. IEEE Trans Electron Devices, 2004,51 : 1178.
  • 8Khemka V,Parthasarathy V,Zhu Ronghua,et al. A floating RESURF(FRESURF) LD-MOSFET device concept. IEEE Electron Device Lett,2003,24(10) :664.
  • 9段宝兴,张波,李肇基,罗小蓉.埋空隙PSOI结构的耐压分析[J].Journal of Semiconductors,2005,26(9):1818-1822. 被引量:3
  • 10段宝兴,张波,李肇基.具有p型埋层PSOI结构的耐压分析[J].Journal of Semiconductors,2005,26(11):2149-2153. 被引量:3

二级参考文献18

  • 1段宝兴,张波,李肇基.阶梯埋氧型SOI结构的耐压分析[J].Journal of Semiconductors,2005,26(7):1396-1400. 被引量:12
  • 2Colinge J P. Silicon-on-insulator technologe:materials to VLSI. Kluwer : Academic Publishers, 1990.
  • 3Matsudai T,Nakagawa A. Simulation of a 700V high voltage device structure on a thin SOI. Proc 4th Int Symp on Power Semiconductor Devices and ICs, 1992 : 272.
  • 4Li Zhaoji, Guo Yufeng, Fang Jian, et al. A new 2-D analitcal model of double RESURF in SOI high voltage devices(invited). Proc ICSICT, 2004: 328.
  • 5Merchant S, Aronold E,et al. Realization of high breakdown voltage(> 700V) in thin SOI device. Proc 3rd Int Symp on Power Semiconductor Devices and ICs, 1991: v31.
  • 6Lim H T,Udrea F,Garner D M,et al. Modelling of self-heating effectin thin SOI and partial SOI LDMOS power devices.Solid-State Electron, 1999,43:1267.
  • 7Park M, Grasser T, Kosina H, et al. A numerical study of partial-SOI LDMOSFETs. Solid-State Electron, 2003,47: 275.
  • 8Tadikonda R, Hardikar S, Narayanan E M S. Realizing high breakdown voltages(>600V) in partial SOI technology. Solid-State Electron, 2004,48:1655.
  • 9Jeon B C,Kin D Y,Lee Y S,et al. Buried air gap structure for improving the breakdown voltage of SOI power MOSFET' s.Proceedings of The Third International Conference on Power Electronics and Motion Control,2000,3(15~18) :1061.
  • 10Akiyama H, Yasuda N, Moritani J,et al. A high breakdown voltage IC with lateral power device based on SODI structure.Proceedings of International Symposium on Power Semiconductor Devices & ICs, Kitakyushu, 2004 : 375.

共引文献3

同被引文献55

引证文献6

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部