期刊文献+

应用吴方法进行高层次定界模型检验

High-Level Bounded Model Checking Using Wu's Method
在线阅读 下载PDF
导出
摘要 以吴方法为理论基础,提出一种针对高层次设计验证的定界模型检验方法·通过使用多项式等式建模高层次设计和待验证性质,将定界模型检验问题转化为定理证明问题,并用吴方法有效地解决该定理证明问题·实验结果表明,与基于布尔SAT、基于LP的RTLSAT以及基于非线性求解器的性质检验方法相比,该方法在时间消耗上具有相当大的优势· A bounded model checking method for the high-level design verification using Wu's method is proposed. By modeling high-level designs and targeting properties as polynomial equations, bounded model checking is reduced to the task of theorem proving, which can be solved by Wu' s method efficiently. Experimental results demonstrated the superiority in time consumption of the proposed approach compared with the property checking methods based on Boolean SAT, LP-based RTL SAT and non-linear solver.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2008年第2期137-143,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(60273081)
关键词 高层次设计 定界模型检验 吴方法 形式验证 high-level design bounded model checking Wu's method formal verification
  • 相关文献

参考文献14

  • 1Biere A, Cimatti A, Clarke E, et al. Symbolic model checking without BDDs [C]//Proceedings of the 5th International Conference on Tools and Algorithms for Construction and Analysis of Systems, Amsterdam, 1999:193-207
  • 2Moskewicz M, Madigan C, Zhao Y, et al. Chaff: engineering an efficient SAT solver[C]//Proceedings of the 38th Design Automation Conference, Las Vegas, 2001:530-535
  • 3Fallah F, Devadas S, Keutzer K. Functional vector generation for HDL models using linear programming and 3-satisfiability [C] //Proceedings of the 35th Design Automation Conference, San Francisco, 1998:528-533
  • 4Wu Shaohe, Chen Minchuan, Wu Weimin, et al. RTL property checking technology based on ATPG and ILP [C]//Proceedings of the 6th International Conference on ASIC, Shanghai, 2005:890-893
  • 5Zeng Z, Kalla P, Ciesielski M. LPSAT: a unified approach to RTL satisfiability[C] //Proceedings of the Conference on Design Automation and Test in Europe, Munich, 2001:398-402
  • 6郑伟伟,吴为民,边计年.基于线性规划的RTL可满足性求解和性质检验[J].计算机辅助设计与图形学学报,2006,18(4):538-544. 被引量:7
  • 7Ugarte I, Sanchez P. Assertion-based verification of behavioral descriptions with non-linear solver[C] //Proceedings of the 11th IEEE International High-Level Design Validation and Test Workshop, Monterey, 2006:61-68
  • 8Alizadeh B, Kakoee M R, Using integer equations for high level formal verification property checking[ C] //Proceedings of the 4th International Symposium on Quality Electronic Design, San Jose, 2003:69-74
  • 9Raudvere T, Singh A K, Sander I, et al. System level verification of digital signal processing applications based on the polynomial abstraction technique [C]//Proceedings of the International Conference on Computer-Aided Design, San Jose, 2005 : 285-290
  • 10邓澍军,吴为民,边计年.RTL验证中的混合可满足性求解[J].计算机辅助设计与图形学学报,2007,19(3):273-278. 被引量:11

二级参考文献49

  • 1李暾,郭阳,李思昆.RTL数据通路模拟矢量自动生成方法研究与实现[J].计算机辅助设计与图形学学报,2004,16(8):1062-1069. 被引量:2
  • 2郑伟伟,吴为民,边计年.基于线性规划的RTL可满足性求解和性质检验[J].计算机辅助设计与图形学学报,2006,18(4):538-544. 被引量:7
  • 3Clarke E, Biere A, Raimi A, et al. Bounded model checking using satisfiability solving[J]. Formal Methods in System Design, 2001, 19(1): 7-34
  • 4Biere A, Kunz W. SAT and ATPG: Boolean engines for formal hardware verification[C]//Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, California, 2002: 782-785
  • 5McMillan K L. Symbolic model checking[M]. Boston, Massachusetts: Kluwer Academic Publishers, 1993
  • 6Marques-Silva J, Sakallah K. Boolean satisfiability in electronic design automation[C]//Proceedings of the 37th Design Automation Conference, Los Angeles, California, 2000: 675-680
  • 7陈闽川, 吴为民, 边计年. 基于可满足性问题求解的时序电路性质检验方法[C]//第3届中国测试学术会议,长沙,2004: 292-297.
  • 8Fallah F, Devadas S, Keutzer K. Functional vector generation for HDL models using linear programming and 3-satisfiability[C]//Proceedings of the 35th Design Automation Conference, San Francisco, California, 1998: 528~533
  • 9Fallah F. Coverage directed validation of hardware models[D]. Cambridge, Massachusetts: Massachusetts Institute of Technology, 1999
  • 10Huang C Y, Cheng K T. Using word-level ATPG and modular arithmetic constraint-solving techniques for assertion property checking[J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2001, 20(3): 381-391

共引文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部