期刊文献+

一种6GHz 831μA除以10/11双模分频器

6 GHz 831 μA divide by 10/11 prescaler
在线阅读 下载PDF
导出
摘要 本文基于目前流行的TSPC高速电路,利用状态机原理提出了一种可实现任意分频比的射频双模预分频器电路;并且提供了分频比为10/11的具体实现电路。在这个除以10/11分频器当中,基本的D触发器单元采用了目前流行的高速TSPC与E-TSPC结构,同时具备低功耗和高输入频率的特点。电路采用SMIC0.18μ mRFCMOS工艺,利用Cadence Spectre仿真显示,采用1.8V电源电压供电,环境温度为27℃时,最高的工作频率可达到6GHz,此时整个分频器消耗的电流仅为831μA。 In this paper, a high speed prescaler with an arbitrary divide ratio is proposed. As an example,a divide-by-10/ 11 prescalar is implemented. Ali the D flip-flops in this presealar are constructed in TSPC technology, which can provide both lower consumption and a high speed. This prescalar implemented using the SMIC 0. 18 μm RFCMOS process is capable of operating up to 6 GHz for a 1.8 V supply voltage at 27℃ with a current as low as 831 μA.
出处 《电子测量技术》 2009年第2期53-55,共3页 Electronic Measurement Technology
基金 上海市科委浦江人才计划资助项目(07pj14060)
关键词 预分频器 TSPC任意分频比 频率合成器 prescaler TSPC divide-by-10/11 frequency synthesizer
  • 相关文献

参考文献7

  • 1GARDNER F. Phase-Lock Techniques [Z]. John Wiley, and Son, New York, 1979 : 18-19.
  • 2RAVAZI B. RF Microelectronics[Z]. Prentice Hall, 1997:234-237.
  • 3PIAZZA F, HUANG Q. A low power CMOS dual modulus prescaler for frequency synthesizer [Z].IEICE Trans. Electron, 1997, E80-C: 314-319.
  • 4CRANINCKX J,STEYAERT M. A 1. 75 GHz/3 V dual-modulus divide-by 128/129 prescaler in 0. 7 μm CMOS[J]. IEEE J. Solid-State Circuits, 1996,31 : 890- 897.
  • 5YUAN J, SVENSSON C. High speed CMOS circuit technique[J]. IEEE J. Solid-State Circuits, Feb. 1989, 24(1) :62-70.
  • 6Jr. SOARES N J, NOIJE modulus prescaler using V W. A 1. 6 GHz dual the extended true-single- phase-clock CMOS circuit technique (E-TSPC) [J].IEEE J. Solid-State Circuits, 1999,34 : 97-102.
  • 7YUXP, DO M A, LIM W M, et al. Design and Optimization ot the Extended True Single-Phase Clock-Based preseater[J]. IEEE Trans. On Microwave theory and techniques, 2006,54 (11).

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部