期刊文献+

基于Hammerstein模型的模拟电路结构级行为模型建模方法研究

Methodology of the Structural Behavioral Modeling for Analog Circuits Based on Hammerstein Method
在线阅读 下载PDF
导出
摘要 本文提出了一种适用于较大规模模拟电路行为级的建模方法.首先,将任何一个模拟电路等效为由电源(Source)、放大器(Amplifier,也可以看作为一个有增益的滤波器)、开关(Switch)、阻抗(Impedance)、等基本单元组成的网络.本文把这种网络称为模拟电路的SASI结构.其次,根据此种划分下的网络结构和Hammerstein模型结构的等价性,基于Hammerstein模型对模拟电路的宏模块进行建模.最后,采用硬件描述语言(Verilog-A,VHDL-AMS等)来描述这种SASI结构,从而完成整个模拟电路的行为级建模.采用该方法建立的模拟电路行为模型是一个参数化非线性动态模型,有利于模拟电路系统级整体设计.以采用"Top-Down"法设计红外遥控接收器、建立其行为模型为例,结果表明了该建模方法的有效性. A methodology to build a behavioral model for large scale analog circuits is presented in the paper.Any analog circuit can be equivalently described by a network consisting of Sources,Amplifier(amplifier can be considered as a virtual filter with gains),Switchers and Impedance.This network is defined as analog circuits' SASI structure in the paper.Due to the equivalency between this abstracted network and Hammerstein model,macro behaviors of analog circuits can be modeled based on Hammerstein method.Then,those macro behavior models can be described by using the standard HDL(Verilog-A,VHDL-AMS,and so on)accordingly.This Top-Down methodology is validated using the in-house designed Infrared Remote Control Receiver as an example.
出处 《电子学报》 EI CAS CSCD 北大核心 2009年第2期410-418,423,共10页 Acta Electronica Sinica
基金 信息产业部IP核标准基金(No.01309238) 国家自然科学基金(No.60688101)
关键词 HAMMERSTEIN模型 模拟电路行为模型 非线性动态特性 红外遥控接收器 hammerstein model analog circuits'behavioral model nonlinear dynamic characteristics IR receive
  • 相关文献

参考文献20

  • 1R J Binns, P Hallarn, et al. High-level design of analogue circuitry using an analogue hardware description language [ A ]. IEE Colloquium on Mixed-Signal AHD VHDL Modelling and Synthesis[ C]. London UK: IEE Press, 1997.3/1 - 3/8.
  • 2K Kundert, H Chang, et al. Design of mixed-signal systems-on-a-chip [ J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2000,19:1561 - 1571.
  • 3G G E Gielen. CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip[J].IEE Proceedings- Computers and Digital Techniques, 2005,152(3) : 317 - 332.
  • 4C- J Shi, X-D Tan. Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001,20 (7):813 - 827.
  • 5P Wambacq, G Gielen, et al. Symbolic network analysis methods for practical analog integrated circuits: a survey[ J]. IEEE Transactions on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, 1998,45(10) : 1331 - 1341.
  • 6G Gielen, R. Rutenbar. Computer-aided design of analog and mixed-signal integrated circuits[ J]. Proceedings of the IEEE, 2000,88(12) : 1825 - 1854.
  • 7C Borchers, L Hedrich, et al. Equation-based behavioral model generation for nonlinear analog circuits[A]. In Desgn Automation Conference Proceedings [C]. LasVegas USA: IEEE Press, 1996. 236 - 239.
  • 8H Mantooth, L Ren, et al. A survey of bottom-up behavioral modeling methods for analog circuits[A]. Proceedings of the 2003 International Symposium on Circuits and Systems[ C ].Bangkok Thailand;IEEF, Press, 2003.3:910 - 913.
  • 9N Dong, J Roychowdhury. Piecewise polynomial nonlinear model reduction [ A ]. Proceedings of the 40th Conference on Design Automation [ C ]. Anaheim ( USA ) CA: ACM Press, 2003.484 - 489.
  • 10A Odavasioglu, M Celik, et al. PRIMA: Passive reducedorder interconnect macromodeling algorithm[ J]. IEEE. Trans Computer-Aided Design, 1998,17(8) :645 - 654.

二级参考文献17

  • 1Ira Miller, Thierry Cassagnes. Verilog-AMS Eases Mixed Mode Signal Simulation [M]. Nanotech. Boston, 2001.
  • 2K Kubdert. Modeling and Simulation of Jitter in Phase-Locked Loops [A]. Karuizawa Workshop [C]. Japan, 1997-04.
  • 3CADENCE,Verilog-A Reference Manual [S]. 1997.
  • 4B A A Antao, A J Brodersen. Behavioral Simulation for analog system design verification [J]. IEEE Transactions on VLSI systems, 1995-09. 1012-1021.
  • 5R A Saleh, B A A Antao, J Sign. Multilevel and Mixed-Domain simulation of analog circuits and systems [J]. IEEE Transactions on Computer-aided design of Ics and Systems, 1996, 15(1): 349-356.
  • 6OVI Language Reference Manual [S]. Version 1.9.
  • 7M Thamsirianunt, T A Kwasniewski. CMOS VCOs for PLL frequency synthesis in GHz digital mobile radio communications [J]. IEEE J. Solid-State Circuits, 1997, 32(10): 1511-1542.
  • 8J. Wood,a nd D. E. Root.Fundamentals of Nonlinear Behavioral Modeling for RF and Microwave Design[]..2005
  • 9J. C. Pedro,and S. Maas."A comparative review of microwave and wireless power amplifier behavioral modeling approaches,"[].IEEE Transactions on Microwave Theory and Techniques.2005
  • 10J. Liu,,L. P. Dunleavy,and H. Arslan."Large-signal behavioral modeling of nonlinear amplifiers based on load-pull AM-AM and AM-PM measurenments,"[].IEEE Trans Microwave TheoryTech.2006

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部