期刊文献+

基于Matlab的三阶电荷泵锁相环的设计与仿真 被引量:1

Design and Simulation of Three Order Charge Pump Phase Locked Loops Based on MATLAB
原文传递
导出
摘要 在分析电荷泵锁相环基本原理的基础上,给出了三级电荷泵锁相环的线性相位模型以及三级电荷泵锁相环的开环和闭环传输函数,结合具体的设计实例利用三级电荷泵锁相环的环路传输函数在MATLAB中对该锁相环进行了系统级设计,最后在SIMULINK中建立了该三级电荷泵锁相环的行为模型,分析系统的建立时间和频率响应等特性。该模型不但可以快速评估环路参数变化对CPPLL瞬态特性的影响,而且可以在模型中引入适当的噪声源,并分析其对输出相位噪声的影响。仿真结果符合设计要求,这种方法同样适合高阶电荷泵锁相环的设计和分析。 Based on the analysis of the basic principles of charge pump phase-locked loop, this paper gives the linear phase model and the open and close loop transfer functions of three order charge pump phase locked loop (CPPLL); and combining with a specific example carries out the system design of that locked loop using the loop transfer function of three order CPPLL in MATLAB; finally, establishes a behavioral model of the three order CPPLL in SIMULINK; and analyses the systems' characteristics such as settling time, frequency response, and so on. The model not only can quickly assess the impact of loop parameter variation on the transient performance of CPPLL, but also can introduce appropriate noise source into the model and analyze its impact on the output phase noise. The simulation results meet the design requirements; this method is also suitable for the design and analysis of higher order charge-pump phase-locked loop.
出处 《电子技术(上海)》 2011年第2期35-36,31,共3页 Electronic Technology
基金 安徽省教育厅重点科研项目(KJ2010A022)
关键词 电荷泵 锁相环 SIMULINK MATLAB charge pump phase locked loops SIMULINK MATLAB
  • 相关文献

参考文献6

  • 1张厥盛,郑继禹,万心平.锁相技术[M].西安:西安电子科技大学出版社,2005.
  • 2RAZAVI B.模拟CMOS集成电路设计[M].陈贵灿,陈军,张瑞智,等译.西安:西安交通大学出版社,2003,379-380.
  • 3Higura M.PLL performance simulation and design[J].National Semiconductor,2001:532-576.
  • 4孙天平.电荷泵锁相环的设计及其相位噪声优化[D].武汉:华中科技大学,2007:21-22.
  • 5田颖.高速低噪声电荷泵锁相环设计[D].天津:天津大学,2007:37.
  • 6李冰,黄宗浩,吴建辉.电荷泵锁相环电路设计及其性能[J].吉首大学学报(自然科学版),2010,31(2):64-68. 被引量:1

二级参考文献6

  • 1ROLAND E Best.Phase-Looked Loops Design,Simulation and Application[]..2003
  • 2MUKUND PADMANABBAN,KEN MARTIN.A CMOS Analog Multi-Sinusoidal Phaselock Loop[].IEEE Journal of Solid State Circuits.1994
  • 3JAFFE R,RECHTIN E.Design and Performance of Phase-Lock Circuits Capable of Near-Optimum Performance over aWide Range of Input Signal and Noise Level[].Information Theory.1955
  • 4GABRIELE MANGANARO.A Behavioral Modeling Approach to the Design of a Low Jitter Clock Source[].IEEETransCircuits and Systems-II.2003
  • 5HARUFUSA KONDOH,HIROMI NOTANI.A1.5-V 250-MHz to 3.0-V 622-MHz Operation CMOS Phase LockLoop with Prechange Type Phase-Frequency Detector[].IEICE TRANSE LECTOR.1995
  • 6Meyer Robert G.Frequency Limitation of a Conventional Phase-Frequency Detector[].IEEE Journal of Solid State Circuits.1990

共引文献27

同被引文献13

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部