期刊文献+

一种异构多核处理器嵌入式实时操作系统构架设计 被引量:8

Architecture Design of Embedded Real-time Operating System for Heterogeneous Multi-core Processor
在线阅读 下载PDF
导出
摘要 由于异构多核处理器和多处理器系统及同构多核处理器的构架存在很大差别,应用于多处理器系统的分布式结构以及应用于同构多核系统的主从式结构操作系统不能解决异构多核处理器的实时调度和效率问题。对异构多核处理器的特点及发展趋势进行了研究,提出了一种适用异构多核处理器的多主模式实时操作系统构架。这种构架将通信总线中的多主模式引入多核操作系统构架中,采用对称式结构及组件模式设计操作系统模型,使多核处理器中每个内核都可以作为主核实现对资源、任务的实时管理,提高系统性能,同时可以解决主从式操作系统存在的由于处理器核增多而带来的主内核不能满足系统性能要求的瓶颈问题。通过这种单一构架模型可以进行灵活配置,以适应不同结构及功能要求的处理器内核,降低操作系统开发难度。 Because of the different structure between heterogeneous multi-core processor and symmetric multi-core processor,the traditional distributed operating system and multi-core operating system are not suitable for heterogeneous multi-core processor in real-time and efficiency performance.After researching characteristics and trend of developing of the heterogeneous multi-core processor,this paper presented a multi-master mode real-time operating system architecture,in which the multi-master mode in communication bus is introduced,and symmetric structure and modularization frame are used to design operating system architecture.In this operating system,every kernel may be master to manage resources,tasks and other shared devices to improve the real-time and efficiency performance,and to solve the bottle-neck problem that the single master can not meet the requirement of performance with increasing of the slave number.This architecture can satisfy different structure processor core with configuring function module.On the other hand,it can also reduce the development difficult of the heterogeneous multi-core processor operating system.
出处 《计算机科学》 CSCD 北大核心 2011年第6期298-302,F0003,共6页 Computer Science
基金 核高基重大专项(2009ZX01038-002-002) 重庆市科技攻关计划项目(CSTC 2009AB2244) 重庆市教委科学技术研究项目(KJ090526)资助
关键词 异构多核处理器 嵌入式实时操作系统 多主内核 主从式内核 Heterogeneous multi-core processor Embedded real-time operating system Multi-master kernel Master-slave kernel
  • 相关文献

参考文献13

  • 1Goble G H,Marsh M H. A Dual Processor VAX 11/780[C]// Proceedings of the 9th Annual Symposium on Computer Archi- tecture. 1982 : 291-298.
  • 2Kagstrom S, Lundberg L, Grahn H. A Novel Method for Adding Multiprocessor Support to a Large and Complex Uniprocessor Kernel[C]//Proceedings of 18th International Parallel and Dis- tributed Processing Symposium. 2004.
  • 3Muir S, Smith J. AsyMOS-an Asymmetric Multiprocessor Opera- ting System[C]//Proceedings of Open Architectures and Net- work Programming. 1998 : 25-34.
  • 4Seo M,Kim H S,Maeng J C,et al. An Effective Design of Mas- ter-Slave Operating System Architecture for Multiprocessor Embedded Systems[C]//Proceedings of Lecture Notes in Com- puter Science, 12th Asia-Pacific Conference. Seoul, Korea, 2007 : 114-125.
  • 5Chen Jing, Liu Jian-hong. Developing Embedded Kernel for Sys- tem-On-a-Chip Platform of Heterogeneous Multiproeessor Ar- chiteeture[C]//rtcsa, 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA' 06). 2006:246-250.
  • 6蒋建春,曾素华,岑明.一种基于异构双核处理器的嵌入式操作系统构架设计[J].计算机应用,2008,28(10):2686-2689. 被引量:8
  • 7Intel. Intel@CoreTM2 Duo processor [EB/OL]. http://www. intel. com /products/ processor_number/eng/chart/core2duo. htm.
  • 8达芬奇(Davinci^TM)数字媒体处理器[EB/OL].http://focus.ti.com.cn/cn/paramsearch/docs/parametricsearch.tsp?family=dspgasectionId=2&tabId=1852&familyId=1300.
  • 9Kahle J A, et al. Introduction to the cell multiprocessor [J]. Ibm Journal of Research and Development, 2005,49(4/5):589-604.
  • 10邓让钰,陈海燕,窦强,徐炜遐,谢伦国,戴泽福,李永进,夏军,罗莉,张民选.一种异构多核处理器的并行流存储结构[J].电子学报,2009,37(2):312-317. 被引量:7

二级参考文献34

  • 1迎九.多核编程与设备管理成嵌入式软件热点——访Wind River公司CTO兼副总裁Tomas Evensen[J].电子产品世界,2008,15(1). 被引量:1
  • 2邓让钰,陈海燕,邢座程,谢伦国,曾献君.EPIC微体系结构的存储级并行执行模型的研究[J].计算机学报,2007,30(1):74-80. 被引量:1
  • 3Christoforos Kozyrakis David Patterson. Scalable vector processors for embedded systems[J]. IEEE Micro, 2003,23 (6) : 36 - 45.
  • 4Junhee Lee, Chanik Park, Soonhoi Ha. Memory access pattern analysis and stream cache design for multimedia applications [ A ]. Asia and South Pacific Design Automation Conference [C]. New York:ACM,2003.22 - 27.
  • 5Jose R. Bnmheroto etc. Data cache prefetching design space exploration for BlueGene/L supercomputer[ A ]. SBAC-PAD' 05 E C ]. Washington , DC: lEvEE Computer Society?, 2005. 201 - 208.
  • 6J Weinberg,M o Mcracken, A Snavely, E Strohmaierm. Quantifying locality in the memory access patterns of HPC applications[ A]. SC2005 [ C ]. Washington, DC: IEEE Computer Society, 2005.50.
  • 7John McCalpin, Chuck Moore, Phil Hester. The role of multicore processors in the evolution of general-purpose computing [J]. CTWatch, 2007,3( 1): 18 - 30.
  • 8DAVE Turek. High performance computing and the implications of multi-core architecture[ J]. CTWatch, 2007,3(1) :31 - 33.
  • 9Jack Dongarra, Dennis Gannon, Geoffrey Fox, Ken Kennedy. The impact of multi-core on computational science software[J].CTWatch,2007,3(1) :3 - 10.
  • 10James Irwin, Simon Mclntosh-Smith. The best of both world: delivering aggregated performance for high-performance math libraries[Z]. ISC2007.

共引文献16

同被引文献61

引证文献8

二级引证文献26

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部