期刊文献+

数字下变频中的数据位宽选择 被引量:3

Research on bit-width selection of digital down-converter
在线阅读 下载PDF
导出
摘要 数据位宽选择是硬件设计者必须要考虑的问题,其目的是在数据精度和资源消耗之间寻求折衷。针对数字下变频的硬件实现,为了对其数据位宽进行选择,通过仿真定量分析了数据位宽与数据精度、资源消耗的关系,并在给定数据精度限制的情况下,采用基于仿真的方法进行数据位宽选择,在研究了最优解的两种搜索方法后,又提出了一种新的搜索方法,均得到了满足要求的最优数据位宽。 Data bit-width selection is an issue that a hardware designer must consider, and the purpose of it is to find a tradeoff between data precision and resource consumption. Aiming at the hardware implementation of digital down-converter, in order to select its data bit-width, the relationship between data bit-width, data precision and resource consumption is quan- titatively analyzed by simulation, and under the condition of a given limit of data precision, data bit-width selection is completed using simulation-based method, and after researching two methods of searching optimal solution, a new searching method is proposed. The optimal data bit-width that meets certain requirement is obtained by using each of those methods.
出处 《现代电子技术》 2012年第21期45-48,共4页 Modern Electronics Technique
关键词 数字下变频 位宽选择 数据精度 资源消耗 FPGA digital down-converter bit-width selection data precision resource consumption FPGA
  • 相关文献

参考文献9

  • 1CONSTANTINIDES George A, CHEUNG Peter Y K, LUK W. Optimum wordlength allocation [C]// 10th An- nual IEEE Symposium on Field-Programmable Custom Computing Machines. [S. 1.]. IEEE, 2002:219-228.
  • 2LEE Dong U, GAFFER Altaf Abdul, CHEUNG Ray C C, et al. Accuracy-guaranteed bit-width optimization [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(10): 1990- 2000.
  • 3CONSTANTINIDES G A, WOEGINGER G J. The com- plexity of multiple wordlength assignment [J]. Applied Mathematics Letters, 2002, 15(2): 137-140.
  • 4KINSMAN Adam B, NICOLICI Nicola. Bit-width alloca- tion for hardware accelerators for scientific computing using SAT-Modulo theory [J]. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 2010, 29 (3) : 405-413.
  • 5CARRERAS Carlos, LOPEZ Juan A, NIETO-TALADRIZ Octavio. Bit-width selection for data-path implementations [C]// Proceedings of the 12th International Symposium on System Synthesis. [S.1.]: [s.n.], 1999: 114-119.
  • 6王平,李建海,刘保华,马二涛.数字下变频的设计及其在FPGA中的实现[J].现代电子技术,2010,33(1):55-57. 被引量:3
  • 7杨宏宇,姜鲁鹏,惠彬.基于FPGA的多通道数字信号下变频器设计[J].中国民航学院学报,2006,24(6):1-5. 被引量:4
  • 8邓晓平,田茂,罗义军,王玉皞.通用多通道数字下变频器的优化与实现[J].仪器仪表学报,2011,32(9):1993-1997. 被引量:15
  • 9MALLIK Arindam, SINHA Debjit, BANERJEE Prithvi- raj, et al. Low-power optimization by smart bit-width al- location in a system C-based ASIC design environment [J]. IEEE Transactions on Computer-Aided Design of In- tegrated Circuits and Systems, 2007, 26(3): 447-455.

二级参考文献18

共引文献17

同被引文献18

引证文献3

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部