期刊文献+

基于RapidIO总线的多DSP信号处理平台设计 被引量:3

Design of Multi-DSP Signal Processing Platform Based on RapidIO
在线阅读 下载PDF
导出
摘要 利用RapidIO作为系统内部互联总线,以TMS320C6678为核心处理器,采用FPGA作为控制单元和转接芯片,设计一种多DSP并行信号处理系统。该方案不仅有效解决了系统连接的瓶颈,并且实现拓扑结构可重构,大幅度提高了系统的信号处理能力。 A multi-DSP signal processing system based on RapidIO which is interconnect technologies in system is de- signed. The TMS320C6678 is used as the core processor and FPGA devices is used as control unit and switch chip. The project solves the bottleneck of the system interconnection effectively and its topology structure can be programmed as a pipelined one. The signal ability of the system is improved greatly.
作者 沈发江
出处 《自动化应用》 2013年第4期23-25,共3页 Automation Application
关键词 多DSP 串行RAPIDIO TSI578 TMS320C6678 multi-DSP serial RapidIO TSI578 TMS320C6678
  • 相关文献

参考文献1

  • 1李宾,马晓川.鄢社锋.基于SRIO总线的阵列信号处理机设计[J].声学技术,2010.6(29):388-389.

同被引文献21

  • 1潘灵,桑楠.一种RapidIO网络路径分配策略[J].计算机应用,2008,28(S2):294-295. 被引量:10
  • 2尹亚明,李琼,郭御风,刘光明.新型高性能RapidIO互连技术研究[J].计算机工程与科学,2004,26(12):85-87. 被引量:20
  • 3Texas Instrument. TMS320C6678 Data Manual, 2012.
  • 4Texas Instrument. Multieore Design Overview [ EB/OL]. [-2014 -09]. http://www, ti. com.
  • 5Xilinx. Virtex - 6 FPGA memory interface solutions user guide[EB/OL]. [2014 - 09] http://www, xilinx, com.
  • 6ZHCA565.HyperLink编程和性能考量.TexasInstruments,2012.07:1-9.
  • 7SPRUGW8. KeyStone Architecture HyperLink User Guide. Texas Instru me nts,2010,1 1:1-2- 2-27.
  • 8SPRUGWIA. KeyStone Architecture Serial RapidIO (SRIO) User Guide. Texas Instruments,201 1,10:2-2N2-29.
  • 9UG366.Virtex-6 FPGA GTX Transceivers User Guide. Xilinx, 201 1.01:17-50.
  • 10SPRUGV8C. KeyStone Architecture DDR3 Memory Controller User Guide.Texas Instruments,201 1. 10: 1-2 N2-6.

引证文献3

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部