期刊文献+

适用于纳米工艺的SET/SEU加固触发器设计 被引量:4

Design of SET/SEU Hardened Flip-Flop for Nanometer Process
在线阅读 下载PDF
导出
摘要 针对触发器在纳米级工艺下容易受空间辐射中单粒子效应的影响而产生软错误的情况,基于CPSH触发器结构,研究了一种对单粒子效应中SET/SEU加固的延时采样软错误防护(DSSEP)触发器结构。该触发器由延时采样单元、输入传输单元、软错误鲁棒存储锁存器和反相输出单元组成。延时采样单元对来自其他逻辑电路的输出数据进行采样,采样数据经输入传输单元写入软错误鲁棒存储锁存器,并通过一个反相输出单元输出。仿真结果表明,DSSEP触发器具有很好的SET/SEU加固能力。经过比较和分析,证明DSSEP触发器与具有同样SET/SEU加固能力的保护门触发器(GGFF)相比,在晶体管数目和传播延时方面仅为GGFF的62%和33%。 Flip-flop fabricated in nanometer process is vulnerable to single event effects in space radiation,which lead to soft error.Based on clock pre-charge SEU hardened(CPSE) flip-flop structure,a delay sampling soft error protection(DSSEP) flip-flop was proposed to mitigate SET/SEU in single event effects.The new flip-flop consisted of delay sampling unit,input transfer unit,soft error robust storage latch and inverting output unit.The delay sampling unit sampled data from output of other logic circuits,which was written into soft error robust storage latch through input transfer unit and output via an inverting output unit.Spectre simulation showed that the proposed DSSEP flip-flop had a 33% of propagation delay with only 62% of transistors,compared to guard gate flip-flop(GGFF) with the same SET/SEU hardness.
出处 《微电子学》 CAS CSCD 北大核心 2013年第3期369-374,共6页 Microelectronics
基金 上海市科委项目(08706201000 08700741000) 上海市教委重点学科项目(J50104)
关键词 单粒子效应 CPSH触发器 C单元 Single event effect Clock pre-charge SEU hardened flip-flop C element
  • 相关文献

参考文献10

  • 1贺兴华,肖山竹,张路,张开锋,陶华敏,卢焕章.空间DSP信息处理系统存储器SEU加固技术研究[J].宇航学报,2010,31(2):472-477. 被引量:12
  • 2SHIVAKUMAR P,KISTLER M,KECKLER S W,et al.Modeling the effect of technology trends on the soft error rate of combinational logic[C]//Proc Int Conf Dependable Syst Networks.Washington,D C,USA.2002:389-398.
  • 3张英武,袁国顺.一种抗单粒子全加固D触发器的设计[J].固体电子学研究与进展,2009,29(3):403-406. 被引量:4
  • 4ISLAM R,ESMAEILI S E,ISLAM T.A high performance clock precharge SEU hardened flip-flop[C]// IEEE 9th Int Conf ASIC.Xiamen,China.2011:574-577.
  • 5CALIN T,NICOLAIDIS M,VELAZCO R.Upset hardened memory design for submicron CMOS technology[J].IEEE Trans Nucl Sci,1996,43(6):2874-2878.
  • 6JAHINUZZAMAN S M,ISLAM R.TSPC-DICE:a single phase clock high performance SEU hardened flip-flop[C]// 53rd IEEE Int Midwest Symp Circ Syst.Seattle,WA,USA.2010:73-76.
  • 7WANG W,GONG H.Edge triggered pulse latch design with delayed latching edge for radiation hardened application[J].IEEE Trans Nucl Sci,2004,51(6):3626-3630.
  • 8黄晔,程秀兰.SEU/SET加固D触发器的设计与分析[J].半导体技术,2009,34(1):69-72. 被引量:5
  • 9KUMAR J,TAHOORI M B.A low power soft error suppression technique for dynamic logic[C]// Int Symp Defect Fault Tolerance VLSI Syst.Norwood,MA,USA.2005:454-462.
  • 10DEVARAPALLI S V,ZARKESH-HA P,SUDDARTH S C.SEU-hardened dual data rate flip-flop using Celements[C]// Int Symp Defect Fault Tolerance VLSI Syst.Albuquerque,NM,USA.2010:167-171.

二级参考文献21

  • 1李毅,李瑞,黄影,刘东,张春元.基于COTS的空间信息处理系统单粒子闭锁保护技术实现[J].宇航学报,2007,28(5):1283-1287. 被引量:10
  • 2沈鸣杰,戴忠东,俞军.一种新型的抗单粒子翻转的D触发器[J].复旦学报(自然科学版),2006,45(4):475-479. 被引量:5
  • 3赵金薇,沈鸣杰,程君侠.改进型抗单粒子效应D触发器[J].半导体技术,2007,32(1):26-28. 被引量:4
  • 4MAVIS D G, EATON P H. Soft error rate mitigation techniques for modem microcircuits [ C ] //IEEE 40^th Annual Int Reliability Physics Symp. Dallas, USA, 2002:216-225.
  • 5LABEL K A, COHN L M. Advanced electronics technologies: challenges for radiation effects testing, modeling and mitigation [ C ]// RADECS Short Course. Cap d' Agde, France, 2005.
  • 6BALASUBRAMANIAN A, BHUVA B L, BLACK J D, et al. RHBD techniques for mitigating effects of single-event hits using guard-gates [J]. IEEE Trans on Nuclear Science, 2005, 52(6) : 2531-2535.
  • 7CALIN T, NICOLMDIS M, VELAZCO R. Upset hardened memory design for submicron CMOS technology [J]. IEEE Trans on Nuclear Science, 1996,43(6) : 2874-2878.
  • 8CHEN W, GONG R, DAI K, et al. Two new space-time triple modular redundancy techniques for improving fault tolerance of computer systems [ C]// Proc of the 6^th IEEE Int Conf on Computer and Information Technology. Republic of Seoul, Korea, 2006:175-175.
  • 9Baze M P, Buchner S P. Attenuation of single event induced pluses in CMOS combinational logic[J]. IEEE Tans on Nuclear Science, 1997, 44(6):2217-2223.
  • 10Mitra S,Seifert N,Zhang M, et al. Robust System Design with Built-in Soft-Error Resilience ,Computer, 2005,38 (2) :43-52.

共引文献18

同被引文献17

  • 1万青,丰平,王太宏.零维和一维半导体纳米结构[J].微纳电子技术,2004,41(12):1-12. 被引量:3
  • 2裴立宅,唐元洪.硅纳米线的制备与生长机理[J].材料科学与工程学报,2004,22(6):922-928. 被引量:9
  • 3刘建刚,范新会,陈建,于灵敏,严文.热蒸发铜粉法制备硅纳米线的研究[J].材料科学与工程学报,2005,23(4):589-592. 被引量:5
  • 4FERLET-CAVROIS V,MASSENGILL L, GOUKERP. Single event transients in digital CMOS -a review [J]. IEEE Trans Nucl Sci, 2013, 60(3) .. 1767-1790.
  • 5QI C, XIAO L, GUO J, et al. Low cost and highly reliable radiation hardened latch design in 65 nm CMOS technology [J]. J Microelec Reliab, 2015, 55 (6) .. 863-872.
  • 6OMANA M, ROSSI D, METRA C. Latch susceptibility to transient faults and new hardening approach [J]. IEEE Trans Comput, 2007, 56 (9): 1255-1268.
  • 7LIN S, KIM Y B, LOMBARDI F. Design and performance evaluation of radiation hardened latches for nanoscale CMOS [J]. IEEE Trans Very Large Scale Integr Syst, 2011, 19(7) : 1315-1319.
  • 8FAZELI M, MIREMADI S G, EJLALI A, et al. Low energy single event upset/single event transient- tolerant latch for deep submicron technologies [J]. lET Comput & Digi Tech, 2009, 3(3): 289-303.
  • 9RAJAEI R, TABANDEH M, RASHIDIAN B. Single event upset immune latch circuit design using C- element [C] // IEEE 9th Int Conf ASIC. Xiamen, China. 2011.. 252-255.
  • 10LU Y, LOMBARDI F, PONTARELLI S, et al. Design and analysis of single-event tolerant slave latches for enhanced scan delay testing [J]. IEEE Trans Dev & Mater Reliab, 2014, 14(1): 333-343.

引证文献4

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部