期刊文献+

基于高性能SOC FPGA阵列的NVM验证架构设计与验证 被引量:5

Design and Verification of NVM Control Architecture Based on High-Performance SOC FPGA Array
在线阅读 下载PDF
导出
摘要 新型非易失性存储器(non-volatile memory,NVM)技术日渐成熟,延迟越来越低,带宽越来越高,未来将不仅有可能取代以动态随机存储器(dynamic random access memory,DRAM)为代表的易失型存储设备在主存中的垄断地位,还有可能取代传统Flash和机械硬盘作为外存服务未来的计算机系统.如何综合各类新型存储的特性,设计高能效的存储架构,实现可应对大数据、云计算所需求的新型主存系统已经成为工业界和学术界的研究热点.提出基于高性能SOC FPGA阵列的NVM验证架构,互联多级FPGA,利用多层次FPGA结构扩展链接多片NVM.依据所提出的验证架构,设计了基于多层次FPGA的主从式NVM控制器,并完成适用于该架构的硬件原型设计.该架构不仅可以实现测试同类型多片NVM协同工作,也可以进行混合NVM存储管理方案验证. Emerging non-volatile memory(NVM)technologies are getting mature with lower latency and higher bandwidth.In the future,these new technologies show the potentials that not only replace the DRAM as the main memory but also serve in the external memory storage.Meanwhile,designing an efficient memory system has become popular in both the academic world and the industrial world.In this paper,we describe a high-performance NVM verification architecture based on the array of SOC FPGAs.Within the architecture,multiple levels of FPGAs are employed to connect many NVMs.Based on the architecture,we propose a novel master-slave NVM controller and then design a hardware prototype accordingly.The experiment results running on this prototype show that the architecture can not only test the performance of the homogenous NVM groups,but also verify the management scheme of hybrid NVM arrays.Moreover,the high performance of MRAM shows that MRAM has the potential to serve in both cache and main memory.
作者 刘珂 蔡晓军 张志勇 赵梦莹 贾智平 Liu Ke;Cai Xiaojun;Zhang Zhiyong;Zhao Mengying;Jia Zhiping(School of Computer Science and Technology,Shandong University,Qingdao,Shandong 262000)
出处 《计算机研究与发展》 EI CSCD 北大核心 2018年第2期265-272,共8页 Journal of Computer Research and Development
基金 国家自然科学基金项目(61602274) 国家自然科学基金重点项目(61533011) 国家重点研发计划项目(2017YFB0902600)~~
关键词 非易失存储器 FPGA阵列 混合存储 NVM存储控制器 片上系统FPGA non-volatile memory(NVM) FPGA array hybrid memory memory controller SOC FPGA
  • 相关文献

参考文献1

二级参考文献50

  • 1Qureshi M K, Gurumurthi S, Rajendran B. Phase change memory: from devices to systems[M]. San Rafael: Morgan & Claypool Publisher, 2011.
  • 2Fusion IO. The fusion-io difference[EB/OL]. [2015-05-06]. http://www.fusionio.com/load/- media-/lqaz4e/docsLibrary/FIO SSD Differentiator_ Overview.pdf.
  • 3Yang J, Minturn D B, Hady F. When poll is better than interrupt[C]//Conferenee on File and Storage Technologies (FAST). San Jose, CA, USA: USENIX, 2012: 25-32.
  • 4Nellans D, Zappe M, Axboe J, et al. Ptrim 0+ exists 0: Exposing new FTL primitives to applications[C]//The 2nd Annual Non-Volatile Memory Workshop (NVMW). La Jolla, CA, USA: UCSD, 2011: 17-17.
  • 5Prabhakaran V, Rodeheffer T L, Zhou L. Transactional flash[C]//Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI). Berkeley, CA, USA: USEN1X, 2008: 147-160.
  • 6Ouyang X, Nellans D, Wipfel R, et al. Beyond block I/O: Rethinking traditional storage primitives[C]//Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA). San Antonio, Texas, USA: IEEE, 2011: 301-311.
  • 7Lu Y, Shu J, Gun J, et al. LightTx: A lightweight transactional design in flash-based SSDs to support flexible transactions[C]//Proeeedings of the IEEE 31st International Conference on Computer Design (ICCD). Asheville, North Carolina, USA: IEEE, 2013:115-122.
  • 8Swanson S, Caulfield A M. Refactor, reduce, recycle: Restructuring the I/O stack for the future of storage[J]. Computer. 2013, 46(8): 52-59.
  • 9陆游游.闪存文件系统关键技术研究[D].北京:清华大学,2015.
  • 10Hewlett Packard Enterprise. StoreServ7450[EB/OL]. [2015-05-01]. http://www.hp.condhpinhdnewsroom/press.kits/2014/HPDiscover2014/3PAR.

共引文献27

同被引文献37

引证文献5

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部