期刊文献+

基于QCA的五输入Majority门设计及应用 被引量:2

Quantum-Dot Cellular Automata Based Design of Five-Input Majority Gate and Its Applications
在线阅读 下载PDF
导出
摘要 Majority门作为多数逻辑电路的基本逻辑单元,其性能直接影响整体电路的质量.使用量子元胞自动机(QCA)设计Majority门具有结构简单的优点.本文提出了一种三层电路实现五输入Majority门的设计,并以此设计了全加器,进一步应用于多位加法器和乘法器中,与已发表的电路设计比较表明,其版图使用面积和元胞数有明显的减少,加法器元胞数和面积改进最高可达43%和87. 2%,乘法器元胞数和面积改进最高可达48. 2%和100%. Majority gate is core element of Majority logic circuit that affects the overall performance of circuit.The majority gate designed in Quantum-Dot Cellular Automata(QCA)has the advantage of simple structure.In this paper,a five-input majority gate with triple-layer design is proposed.Based on the designed five-input majority gate,full adder,adder and multiplier are designed.Compared with previous design,the simulation results show the number of QCA cells and area of the proposed adder are improved up to 43% and 87.2% respectively while those of the proposed multiplier are improved up to 48.2% and 100% respectively.
作者 李俊文 夏银水 LI Jun-wen;XIA Yin-shui(Faculty of Information Science and Technology,Ningbo University,Ningbo,Zhejiang 315211,China)
出处 《电子学报》 EI CAS CSCD 北大核心 2019年第2期404-409,共6页 Acta Electronica Sinica
基金 国家自然科学基金(No.61571248 No.U1709218)
关键词 量子元胞自动机 多电路层设计 五输入Majority门 全加器 乘法器 quantum-dot cellular automata multilayer gate design five-input majority gate full adder multiplier
  • 相关文献

参考文献7

二级参考文献96

  • 1王森,蔡理,郭律.基于量子细胞自动机的全加器实现[J].固体电子学研究与进展,2005,25(2):148-151. 被引量:10
  • 2Lent C S, Tougaw P D, and Porod W. Bistable saturation in coupled quantum dots for quantum cellular automata[J]. Applied Physics Letters, 1993, 62(7): 714-716.
  • 3Cho H and Swartzlander E E. Adder designs and analyses for quantum-dot cellular automata[J]. IEEE Trans. on Nanotechnology, 2007, 6(3): 374-383.
  • 4Choi M and Choi M. Scalability of globally asynchronous QCA (quantum-dot cellular automata) adder design[J]. Journal of Electronic Testing, 2008, 24(1-3): 313-320.
  • 5Heumpil C and Swartzlander E E. Serial parallel multiplier design in quantum-dot cellular automata[C]. IEEE Symposium on Computer Arithmetic, Montpellier, France, Jun. 25-27, 2007: 7-15.
  • 6Niemier M T and Kogge P M. Logic in wire: using quantum dots to implement a microprocessor[C]. Proceedings of Ninth Great Lakes Symposium on VLSI, Ann Arbor, MI, USA, Mar.4-6, 1999: 118-121.
  • 7Lent C S and Tougaw P D. Lines of interacting quantum-dot cells: A binary wire[J]. Journal of Applied Physics, 1993, 74(10): 6227-6233.
  • 8Kim K, Wu K J, and Karri R. Quantum-dot cellular automata design guideline[J]. IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, 2006 E89-A(6): 1607-1641.
  • 9Walus K, Dysart T J, and Jullien G A, et al.. QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata[J]. IEEE Trans. on Nanoteehnology, 2004, 3(1): 26-31.
  • 10International technology roadmap for semiconductors 2009 FEB/OLd. (2010-01 - 20) [2011-09- 07]. http://public, itrs. net/ Files/2009ITRS/Home2009. html.

共引文献24

同被引文献5

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部