期刊文献+

3D封装芯片焊点可靠性有限元分析 被引量:9

Finite element analysis of solder joint reliability of 3D packaging chip
在线阅读 下载PDF
导出
摘要 选择工业中广泛使用的Sn,Sn3.9Ag0.6Cu钎料作为三维封装芯片键合焊点材料,采用ANSYS有限元软件建立三维封装模型,基于Garofalo-Arrhenius本构方程,进行-55~125℃热循环模拟,并通过田口法探讨封装结构和工艺参数对焊点的可靠性影响.结果表明,Cu柱与焊点接触处是整个结构的薄弱区域,在IMC焊点阵列中最右列第二个焊点处出现最大应力.通过田口法,结合有限元模拟结果,获得了4个因子对S/N的贡献度由大到小依次为:焊点阵列、焊点高度、芯片厚度、焊点材料.其中焊点阵列的影响最大,其次是焊点高度、芯片厚度,焊点材料影响最小.基于优化设计,获得了最优的匹配组合为3×3阵列,焊点高度0.02 mm,芯片厚度0.2 mm,焊点材料Cu6Sn5. In this paper, Sn and Sn3.9Ag0.6Cu solders,which are widely used in industry, were selected as bonding materials for 3D packaging chips. The 3D packaging model was established using ANSYS finite element software. Based on the Garofalo-Arminius’ s constitutive equation, the process of thermal cycle under the temperature condition from-55 ~125℃. In addition, the influence of packaging structure and process parameters on the reliability of solder joint was discussed by Taguchi method. The results show that the contact area between Cu pillar and solder joint is the weak area of the whole structure, and the maximum stress appears at the second solder joint in the rightmost row of the intermetallic compound(IMC) solder joint array. Through the Taguchi method and combined with the finite element simulation results, the contribution of the four factors to S/N was obtained as follows: solder joint array, solder joint height, chip thickness, solder joint material, of which the solder joint array has the largest influence, followed by solder joint height and chip thickness, solder joint material has the least influence.Based on the optimization design, the optimal matching combination was solder joint array 3 × 3, solder joint height 0.02 mm, chip thickness 0.2 mm and solder joint material Cu6Sn5.
作者 孙磊 张屹 陈明和 张亮 苗乃明 SUN Lei;ZHANG Yi;CHEN Minghe;ZHANG Liang;MIAO Naiming(Changzhou University,Changzhou,213164,China;Nanjing University of Aeronautics and Astronautics,Nanjing,210016,China;Jiangsu Normal University,Xuzhou,221116,China)
出处 《焊接学报》 EI CAS CSCD 北大核心 2021年第1期49-53,I0004,共6页 Transactions of The China Welding Institution
基金 国家自然科学基金资助项目(51875053) 江苏省“六大人才高峰”高层次人才项目(XCL022) 江苏省“青蓝工程”中青年学术带头人计划 先进焊接与连接国家重点实验室开放课题重点项目(AWJ-19Z04) 常州大学科技计划项目(ZMF20020450)资助.
关键词 3D封装 焊点可靠性 应力分布 田口法 3D packaging reliability of solder joint stress distribution Taguchi method
  • 相关文献

参考文献8

二级参考文献67

  • 1杨建生.晶圆片级芯片规模封装技术(WLCSP)[J].电子与封装,2002,2(2):30-33. 被引量:1
  • 2郭强,赵玫,孟光.随机振动条件下SMT焊点半经验疲劳寿命累积模型[J].振动与冲击,2005,24(2):24-26. 被引量:14
  • 3吴玉秀,薛松柏,张玲,黄翔.QFP组件的优化模拟及焊点热疲劳寿命的预测[J].焊接学报,2006,27(8):99-102. 被引量:14
  • 4Coq C L,Tougui A,Stempin M P,et al.Experimental study ofWL-CSP reliability subjected to four-point bend-test[J].Microe-lectronics Reliability,2010,50(7):1007-1013.
  • 5Zhang Liang,Xue Songbai,Gao Lili,et al.Properties of SnAgCu/SnAgCuCe soldered joints for electronic packaging[J].Journal ofMaterials Science:Materials in Electronics,2010,21(6):635-642.
  • 6Shang Haixia,Gao Jianxin,Nicholson Pian,et al.An investiga-tion of reliability of solder joints in microelectronic packages byhigh temperature moirémethod[J].Microelectronics Reliability,2011,51(5):994-1002.
  • 7Fan X J,Varia B,Han Q.Design and optimization of thermo-mechanical reliability in wafer level packaging[J].Microelec-tronics Reliability,2010,50(4):536-546.
  • 8Chen K M.Lead-free solder materials and chip thickness impacton board-level reliability for low-K WLCSP[J].IEEE Transac-tions on Advanced Packaging,2010,33(2):340-347.
  • 9Ha S S,Kim J W,Ha S O,et al.Shear parameters for brittlefracture of flip chip solder joint[J].Materials Science and Tech-nology,2011,27(3):696-701.
  • 10Zhang Liang,Xue Songbai,Gao Lili,et al.Reliability study ofSn-Ag-Cu-Ce soldered joints in quad flat packages[J].Microe-lectronics Reliability,2010,50(12):2071-2077.

共引文献39

同被引文献62

引证文献9

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部