期刊文献+

一种宽输入范围高PSR带隙基准电路设计

Design of a wide-input-range and high-PSR bandgap reference
在线阅读 下载PDF
导出
摘要 从DC-DC芯片电路的实际设计需求出发,设计了一款输入电压范围在2.5~15 V的带隙基准电路。通过预调节电路的设计,带隙基准核输出的基准电压转化为一个稳定的电流源,形成的负反馈结构给带隙基准核自身提供供电电压,提高了电源电压范围上限;通过电压选择电路,在电源电压低于5 V时使带隙基准核直接由电源电压供电,拓宽了电源电压范围的下限。同时,预调节电路和带隙基准核中共源共栅结构为电路带来了良好的电源抑制特性。设计基于0.25μm BCD工艺,完成了原理图、版图设计以及仿真,结果表明设计在-55℃~125℃的温度范围内,可以输出稳定的0.8 V电压,温度系数为7.78 ppm/℃;低频条件下PSR达到159 dB,线性调整率为0.0012%。 Based on the actual design requirements of DC-DC chip circuit,this paper designs a bandgap reference circuit with an input voltage range of 2.5~15 V.Through the design of the pre-regulator circuit,the reference voltage output by the bandgap reference core is transformed into a stable current source,and the negative feedback structure is formed to provide a power supply voltage for the bandgap reference core itself,thus increasing the upper limit of the power supply voltage range.Through the voltage selection circuit,the bandgap reference core is directly powered by the power supply voltage when the power supply voltage is lower than 5 V,which broadens the lower limit of the power supply voltage range.At the same time,the pre-regulator circuit and the cascode structure in the bandgap reference core brings good power supply rejection performance to this circuit.This design is based on 0.25μm BCD process,and the schematic diagram,layout design and simulation of the circuit are completed.The results show that this design can output a stable voltage of 0.8 V in the temperature range of-55℃~125℃,and the temperature coefficient is 7.78 ppm/℃.At low frequency,the PSR reaches 159 dB,and the line sensitivity is 0.0012%.
作者 李思源 李亚军 张有涛 钱峰 Li Siyuan;Li Yajun;Zhang Youtao;Qian Feng(Nanjing Electronic Devices Institute,Nanjing 210016,China;Nanjing Guobo Electronics Co.,Ltd.,Nanjing 211111,China)
出处 《电子技术应用》 2024年第4期38-43,共6页 Application of Electronic Technique
关键词 带隙基准 PSR 预调节电路 电压选择电路 bandgap reference PSR pre-regulator voltage selection circuit
  • 相关文献

参考文献6

二级参考文献43

  • 1都文和,程秀娟,巩秋野.一种低功耗高电源电压抑制比的基准电压源[J].电子技术(上海),2021,50(4):9-11. 被引量:2
  • 2Gupta V, Rincon-Mora G A, Raha P. Analysis and design of monothic, high PSR, linear regulator for SOC Application I-C]. Proceeding of IEEE SOC Conference, Santa Clara, 2004: 311-315.
  • 3Gupta V, Rincon-Mora G A. A low dropout, CMOS regulator with high PSR over wideband frequencies [C]. Proceedings of IEEE International Symposium on Circuits and Systems , 2005 :4245-4248.
  • 4Hoon S K, Chen S, Maloberti F, et al. A low noise, high power supply rejection low dropout regulator for wireless system-on-chip applications[C]. Proceeding of IEEE Custom Integrated Circuit Conference, 2005: 759-762.
  • 5Wonseok Oh, Bertan Bakkaloglu, Bhaskar Aravind, et al. A CMOS low-noise, low-dropout regulator for transceiver SOC supply management[C]. Proceeding of System-on-chip Conference, Austin, 2006: 7-11.
  • 6Oh Wo, Bakkaloglu B, Aravind B, et al. A low 1/f Noise CMOS low-dropout regulator with current- Mode feedback buffer amplifier [C]. Proceeding of Custom Integrated Circuit Conference, 2006: P-3-1- P-3-4.
  • 7Rincon-Mora G A, Allen P A. A low-voltage, low quiescentcurrent, low drop-out regulator [J]. IEEE Journal of Solid State Circuits, 1998; 33 (1) : 36-44.
  • 8Books T, Westwisk A L. A low-power differential CMOS bangdap reference[C]. Proceeding of International solid-state circuit conference, 1994: 248-249.
  • 9李景虎,王永生,喻明艳.一种低噪声、高电源抑制的低压降稳压器[J].固体电子学研究与进展,2008,28(2):284-288. 被引量:1
  • 10应建华,肖靖帆,张俊.简并点优化的高性能带隙基准电路[J].微电子学,2008,38(4):605-608. 被引量:5

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部