期刊文献+

基于系统级封装技术的X频段变频模块研制

Development of X-band RF transceiver module with system in package technology
在线阅读 下载PDF
导出
摘要 研制了一款利用系统级封装技术(SIP)的小体积X频段双通道收发变频模块,在其内部集成了采用不同工艺制成的器件。模块把发射通道和接收通道集成到一个腔体中,并实现收发分时控制。模块采用上下双腔结构,不同腔体之间采用BGA球栅阵列进行垂直连接,显著减小模块体积,模块体积为21 mm×16 mm×3.8 mm。模块主要指标测试结果为:接收通道输入P-1dB≤-10 dBm,接收信号增益30~35 dB,接收通道隔离度大于等于55 dB,接收噪声系数小于等于8 dB;发射通道增益10~12 dB,发射通道最大输出功率大于等于12 dBm,二次三次谐波抑制大于等于60 dBc,杂波抑制大于等于55 dBc,模块可在-55~+85℃正常工作。实测结果与仿真结果基本一致。 A miniaturized X-band dual-channel radio frequency(RF)transceiver module is designed by using system in package(Sip)technology,which integrates devices based on a variety of process.Receiving channel and transmitting channel are inte-grated into a cavity,and time-sharing control for transmitting and receiving is achieved.Double-cavity structure is used and dif-ferent cavities are vertically interconnected through the ball grid arrays to reduce the module size significantly.The size of SIP module is 21 mm×16 mm×3.8 mm.The main measured technical specifications of the modules are as follows:The P_(-1),dB of re-ceiving channel≤-10 dBm,receiving signal gain 30~35 dB,isolation degree of the receiving channel≥55 dB,receiving noise figure≤8 dB;gain of transmission channel 10~12 dB,maximum output power of transmission channel≥12 dBm,second and third harmonic suppression≥60 dBc,clutter rejection≥55 dBc,the module can function properly within the temperature range of-55~+85 C.The measured results are basically agreed with the simulation results.
作者 麻泽龙 吴景峰 余小辉 Ma Zelong;Wu Jingfeng;Yu Xiaohui(The 13th Research Institute of China Electronics Technology,Shijiazhuang 050000,China)
出处 《电子技术应用》 2024年第12期105-111,共7页 Application of Electronic Technique
关键词 X频段 收发系统 系统级封装 BGA球栅阵列 X-band RF transceiver system system in package BGA ball grid arrays
  • 相关文献

参考文献7

二级参考文献43

  • 1曾志毅,王浩勤,尉旭波.低温共烧陶瓷(LTCC)技术应用进展[J].磁性材料及器件,2007,38(2):7-10. 被引量:6
  • 2International Technology Roadmap for Serniconductors 2003 edition, Assembly and Packaging[Z]. Semiconductor Industry Association Report, Sematec Inc.2003.
  • 3The next Step in Assembly and Packaging:System Level Integration in the package (SiP)[Z]. SiP White Paper V9.0.Assembly and Packaging Technical Working Group, 2009.
  • 4International Technology Roadmap for Senaiconductors2009 edition, Assembly and Packaging[Z]. Semiconductor Industry Association Report, Sematec Inc.2009.
  • 5Tummla, R.R.SLIM:third generation of packaging beyond MCM, CSP, flipchip and micro-via board technologies [C]. Electronics Packaging Technology Conference, 1998: 1-8.
  • 6Rolf Aschenbrenner, System-in-Package Solutions with Embedded Active and Passive Components[C]. Interna- tional Conference on Electronic Packaging Technology & High Density Packaging, 2008:1-2.
  • 7Timothy G. Lenihan, E. Jan Vardaman, Worldwide Per- spectives on SIP Markets: Technology Trends and Chal- lenges[C]. 7th International Conference on Electronics Packaging Technology, 2006:1-3.
  • 8Renesas Electronics Corporation. FO-WLP/ SiWLP/ SMAFTI [EB/OL]. http://cn.renesas.com/products/pack- age/ trend/wlp_smafti/index.jsp, 2012.
  • 9Navjot Chhabra. Freescales redistributed chip packaging (RCP) ready for production[EB/OL], http://www.fxeescale, com/webapp/sps/site/training_information.jsp? code=WB- NR FTF10 F0812&fsrch=l&sr=24,2010.
  • 10Jean-Marc Yannou. SIP and WLP-CSP Trends: State-of- the-Art and Future Trends[C]. Electronics System-Inte- gration Technology Conference, 2008:3-6.

共引文献53

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部