期刊文献+

HADS阵列基板沟道干法刻蚀光刻胶残留与漏电流研究

Study on PR Remain and Leakage Current in Channel Dry Etching of HADS Array Substrate
在线阅读 下载PDF
导出
摘要 高开口率高级超维场转换技术(HADS)阵列基板沟道干法刻蚀后,源/漏电极线边缘易形成光刻胶残留,导致钝化层微裂纹和沟道污染。为改善光刻胶残留和薄膜晶体管(TFT)漏电流,研究了光刻胶变性残留形成机理,光刻胶灰化工艺对光刻胶缺口形貌影响,解释了不同灰化时间下光刻胶缺口、台阶和TFT漏电流关系。采用全因子实验设计,研究了后处理工艺对漏电流影响。结果表明,在增强型电容耦合等离子体刻蚀中形成光刻胶缺口和副产物,两者共同作用导致光刻胶变性残留。光刻胶灰化工艺提高偏置功率,降低压力,使光刻胶覆盖源/漏极距离d>0,光刻胶缺口显著改善。然而随着距离d增加,沟道台阶增长,导致TFT漏电流增加。后处理优化进一步减少沟道副产物污染,降低背沟道漏电流。当后处理偏置功率1 kW,压力4 Pa,O_(2)/SF_(6) 10时,高温光照漏电流较量产条件降低18%,且无光刻胶残留发生。该工作为不同模式的沟道干法刻蚀工艺研究、光刻胶形貌优化和TFT漏电流改善提供参考。 After channel dry etching of High Aperture Advanced Super Dimensional Switching(HADS)array substrate,the edge of source/drain electrode line was prone to form Photo Resist(PR)remain,leading to passivation microcracks and channel contamination.In order to improve PR remain and TFT leakage current,the formation mechanism of PR remain and effect of PR ashing process on PR undercut were studied.Then,the relationship between PR undercut,channel tail and TFT leak-age current at different ashing time was explained.Effect of post-treatment on TFT leakage current was studied by a full factor experiment.The results showed that PR undercut and by-product were formed in enhanced capacitive coupled plasma etching,which together caused PR remain.PR under-cut was significantly improved by increasing bias power and reducing pressure in PR ashing process,with PR coverage source/drain distance d>0.But as the distance d increased,the channel tail grew,causing an increase of TFT leakage current.Post-treatment optimization further reduced channel con-tamination to reduce back-channel leakage current.With post-treatment of bias power 1 kW,pressure 4 Pa,O_(2)/SF_(6) 10,the leakage current was reduced by 18%compared to the mass production,and no PR remain occurred.This work could provide a reference for process research,PR morphology opti-mization and TFT leakage current improvement in different modes of channel dry etching.
作者 杨小飞 孟佳 苏磊 李洋 万稳 吕耀军 王军才 邓金阳 YANG Xiaofei;MENG Jia;SU Lei;LI Yang;WAN Wen;LYU Yaojun;WANG Juncai;DENG Jinyang(Chengdu BOE Optoelectronics Technology Co.,Ltd.,Chengdu 611731,CHN)
出处 《光电子技术》 2024年第4期328-333,344,共7页 Optoelectronic Technology
关键词 高开口率高级超维场转换技术 沟道干法刻蚀 光刻胶残留 光刻胶缺口 薄膜晶体管漏电流 HADS channel dry etching PR remain PR undercut TFT leakage current
  • 相关文献

参考文献6

二级参考文献33

  • 1王晨飞.半导体工艺中的新型刻蚀技术——ICP[J].红外,2005,26(1):17-22. 被引量:12
  • 2马新利,黄子强.FFS宽视角技术的发展[J].光电子技术与信息,2006,19(1):8-13. 被引量:5
  • 3应根裕 胡文波 邱勇.平板显示技术[M].北京:人民邮电出版社,2003.393-404.
  • 4郑载润,郑云友,侯智,李正勳,李斗熙.O_2/SF_6混合气体对光刻胶的离子刻蚀研究[J].现代显示,2007(10):41-44. 被引量:6
  • 5Kim C W,Jeong C O, Song H S, et al. Pure Al and Al-alloy gate-line processes in TFT-LCDs[J].SID Symposium Digest of Technical Paper, 1996,22(2) :1-5.
  • 6Fryer P M, Colgan E C, Galligan E, et al. A six-mask TFT-LCD process using copper gate metallurgy [J]. SID Symposium Digest of Technical Paper, 1996,22 (1): 1-4.
  • 7Song Jean H, Kwon D J, Kim S G, et al. Advanced four-mask process architecture for the a-Si TFT array manufacturing method [J].SID Symposium Digest of Technical Paper, 2000, 42(2):1011- 1013.
  • 8Kim C W, Park Y B, Kong H S, et al. A novel four-mask count process architecture for TFT LCDs [J]. SID Symposium Digest of Technical Paper, 2000, 42(1):1006- 1009.
  • 9Chen Pi-Fu, Chen Jr-Hong, Chen Dou I, et al. Four photography process amorphous silicon thin-film transistor Array [J]. SID Symposium Digest of Technical Paper, 2002, 39 (1) : 1038-1041.
  • 10Lee Myung Won, Song Chung Kun. Oxygen plasma effects on performance of pentacene thin film transistor [J].Jpn. J. Appl. Phys., 2003, 42(1):4218-4221.

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部