期刊文献+

一种用刷新技术实现SRAM抗SEU错误累积的方法

A Method for Resisting SRAM SEU Accumulation with Scrubbing
在线阅读 下载PDF
导出
摘要 为了防止空间应用SRAM出现SEU错误累积,提出了一种优化的读→校验→回写刷新机制.该机制实时监测处理器状态,当处理器对外部主存进行读操作时,由存储器控制器自主地(即不需处理器干预)对读操作的存储单元进行刷新操作;当处理器进行访问外部主存以外的其他操作时,由存储器控制器自主的对所有的存储单元进行遍历式刷新操作,该机制可以避免长时间未被读的存储单元发生SEU错误的累积,保证SRAM单元中发生错误的比特位数小于校验码的纠检错能力.最后,通过向SRAM随机注错的方法对本机制的存储器控制器进行验证,结果表明存储器控制器满足设计要求. To prevent the accumulation of SEU errors in the SRAM of space application ,this paper puts forward an optimized scrubbing mechanism featuring with reading ,checking and writing back .The mechanism makes a real-time monitor for the processor state .When the processor requests the external main memory to read ,the memory controller will scrub the storage unit which was reading without CPU intervention .While the processor has no operation on main memory ,the memory controller is of independence to refresh all SRAM cells ,which is traverse type .The mechanism can avoid SEU errors accumulation in SRAM cells which has not been read for a long time , and guarantee that the error bits in an SRAM cell is less than the check code error detection ability .Finally ,this paper makes the memory controller which is implemented the scrubbing mechanism a verification ,the results show that the memory controller can archive the design requirements .
出处 《微电子学与计算机》 CSCD 北大核心 2014年第7期113-117,共5页 Microelectronics & Computer
关键词 空间应用 SRAM 存储器控制器 刷新 单粒子翻转 space application SRAM memory controller scrubbing SEU
  • 相关文献

参考文献6

二级参考文献31

  • 1俞莉琼,付宇卓.有限状态机的Verilog设计与研究[J].微电子学与计算机,2004,21(11):146-148. 被引量:16
  • 2何彦峰.狭叶冬青根插育苗技术[J].林业科技开发,2005,19(6):61-63. 被引量:5
  • 3Binder E C Smith, Holman A B. Satellite anomalies from galactic cosmic rays [ J]. IEEE Trans. Nuclear Science, 1975(22) :2675 - 2680.
  • 4Normand E. Single event upset at ground level[J]. IEEE Trans Nuclear Science, 1996(43):2742- 2750.
  • 5Tim Holman. Radiation effects on microelectmnics short course[J ]. Vanderbilt University Dept. of EECS, 2001,2 (3/4) :142 - 155.
  • 6Horst Schleifer, Thomas V D Ropp. Design concept for radiation hardening of low power and low voltage dynamic memories[J]. IEEE Journal of Solid- State Circuits, 1995 (30) :826 - 829.
  • 7Hass K J, Treece R K, Giddings A E. A radiation- hardened 16/32 - bit microprocessor[J]. IEEE Transactions on Nuclear Science, 1989,36(6) :378- 381.
  • 8Hirose K, Saito H, Kuroda Y, et al. SEU resistance in advanced SOI - SRAMs fabricatedby commercial technology using a rad- hard circuit design[J]. IEEE Transactions on Nuclear Science, 2002,49(6) :2965 - 2968.
  • 9Laha S, Patel J. Error correction in arithmetic operations using time redundancy[J]. Thirteenth Int. Symp. Fault Tolerant Comput. 1983,8(12/14) :298 - 305.
  • 10Johnson B. Design and analysis of fault tolerant digital systems[M]. Boston, MA: Addison-Wesley, 1989.

共引文献33

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部